On the Maximum Throughput of a Combined Input-Crosspoint Queued Packet Switch

نویسندگان

  • Roberto Rojas-Cessa
  • Zhen Guo
  • Nirwan Ansari
چکیده

Combined input-crosspoint buffered (CICB) packet switches have been of research interest in the last few years because of their high performance. These switches provide higher performance than input-buffered (IB) packet switches while requiring the crosspoint buffers run at the same speed as that of the input buffers in IB switches. Recently, it has been shown that CICB switches with one-cell crosspoint buffers, virtual output queues, and simple input and output arbitrations, provide 100% throughput under uniform traffic. However, it is of general interest to know the maximum throughput that a CICB switch, with no speedup, can provide under admissible traffic. This paper analyzes the throughput performance of a CICB switch beyond uniform traffic patterns and shows that a CICB switch with one-cell crosspoint buffers can provide 100% throughput under admissible traffic while using no speedup.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

On the speedup required for combined input- and output-queued switching

Architectures based on a non-blocking fabric, such as a crosspoint switch, are attractive for use in high-speed LAN switches, IP routers, and ATM switches. These fabrics, coupled with memory bandwidth limitations, dictate that queues be placed at the input of the switch. But it is well known that input-queueing can lead to low throughput, and does not allow the control of latency through the sw...

متن کامل

A non-uniform traffic oriented scheduling algorithm in combined input-crosspoint-queued (CICQ) switches

Combined input-crosspoint-queued (CICQ) switch structure decouples the inputs and outputs matching and enables totally distributed arbitration. CICQ switch cannot achieve 100% throughput under nonuniform traffic if Round-Robin (RR-RR) algorithm is used. The other existing schemes require quite a bit of hardware and time complexity. In this paper, we theoretically prove that the RR-RR can achiev...

متن کامل

Combined Input-Crosspoint Buffered Packet Switch with Shared Crosspoint Buffers1

The amount of memory in buffered crossbars in combined input-crosspoint buffered switches is proportional to the number of crosspoints, or O(N), where N is the number of ports, and to the crosspoint buffer size, which is defined by the distance between the line cards and the buffered crossbar, to achieve 100% throughput under high-speed data flows. A long distance between these two components c...

متن کامل

Technical Report: Efficient Buffering and Scheduling for a Single-Chip Crosspoint-Queued Switch

The single-chip crosspoint-queued (CQ) switch is a compact switching architecture that has all its buffers placed at the crosspoints of input and output lines. Scheduling is also performed inside the switching core, and does not rely on latency-limited communications with input or output line-cards. Compared with other legacy switching architectures, the CQ switch has the advantages of high thr...

متن کامل

Performance Evaluation of a Combined Input- and Crosspoint-Queued Switch

This letter proposes a combined inputand crosspoint-queued (CIC) switch in which virtual output queuing (VOQ) is used at each input port. This CIC switch has a large buffer at each input port and a small buffer at each crosspoint. It does not require high-speed memory access or high-speed internal cell transmission lines. Since the performance of the CIC switch depends on the scheduling algorit...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEICE Transactions

دوره 89-B  شماره 

صفحات  -

تاریخ انتشار 2006